

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

jc872 U.S. PTO
09/993967
11/27/01

IN RE: PATENT APPLICATION OF

YAMADA et al.

Group Art Unit: Not Yet Assigned

Appln. No.: Not Yet Assigned

Examiner: Not Yet Assigned

Filed: November 27, 2001

Title: SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME

November 27, 2001

INFORMATION DISCLOSURE STATEMENT

Hon. Commissioner of Patents
Washington, D.C. 20231

Sir:

Attached is a Form PTO 1449 listing the enclosed document.

This Information Disclosure Statement is intended to be in full compliance with the rules, but should the Examiner find any part of its required content to have been omitted, prompt notice to that effect is earnestly solicited, along with additional time under Rule 97(f), to enable Applicant to comply fully.

Consideration of the foregoing and the enclosure plus the return of a copy of the enclosed Form PTO-1449 with the Examiner's initials in the left column per MPEP 609 along with an early action on the merits of this application are earnestly solicited.

Respectfully submitted,

PILLSBURY WINTHROP LLP

By _____

Dale S. Lazar

Reg. No. 28,872

Tel. No.: (703) 905-2126

Fax No.: (703) 905-2500

DSL:vw
1600 Tysons Boulevard
McLean, VA 22102
(703) 905-2000

30241456_1.DOC

FORM PTO-1449 (modified)
To: U.S. Department of Commerce
(PW FORM PAT-1449)
Patent and Trademark Office

Atty.
Dkt. No.

M#

Client Ref.

U.S. PRO
11/27/01
100-993967
11/27/01

**INFORMATION DISCLOSURE STATEMENT
BY APPLICANT**

Date: November 27, 2001

Page **1** of **1**

Applicant: YAMADA et al.

Appln. No.: Not Yet Assigned

Filing Date: Herewith

Examiner: Group Art Unit:

U.S. PATENT DOCUMENTS

Examiner's Initials*	Document Number	Date MM/YYYY	Name (Family Name of First Inventor)	Class	Sub Class	Filing Date (if appropriate)
AR						
BR						
CR						
DR						
ER						
FR						
GR						
HR						
IR						
JR						
KR						
LR						
MR						
NR						

FOREIGN PATENT DOCUMENTS

	Document Number	Date MM/YYYY	Country	Inventor Name	English Abstract		Translation Readily Available	
					Enclosed	No	Enclose	No
OR								
PR								
QR								
RR								
SR								
TR								
UR								
VR								

OTHER (Including in this order Author, Title, Periodical Name, Date, Pertinent Pages, etc.)

WR	U. Gruening, et al., IEDM Technical Digest, "A Novel Trench DRAM Cell with a Vertical Access Transistor and Buried STrap (VERI BEST) for 4Gb/16Gb", 1999, pp. 25-28		
XR	C. J. Radens, et al., IEDM Technical Digest, "An Orthogonal 6F2 Trench-Sidewall Vertical Device Cell for 4Gb/16Gb DRAM", 2000, pp. 349-352		
YR			
ZR			
AAR			

Examiner

Date Considered:

*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.